**NSG-201US** 

Please cancel claims 4, 5 and 9 and please replace claims 1, 6-7 and 11-12 with the following amended claims:

B

- 1. (Twice Amended) A light-emitting thyristor matrix array
- 2 formed on a chip, comprising:
- N (N is an integer  $\geq$  2) three-terminal light-emitting thyristors
- 4 arrayed in one line in parallel with the long side of the chip;
- a common terminal to which cathodes or anodes of the N light-
- 6 emitting thyristors are connected;
- 7 M (M is an integer  $\geq$  2) gate selecting lines; and
- $\{(N/M) + M\}$  bonding pads arrayed in one line in parallel with
- 9 the long side of the chip,
- wherein the gate of kth light-emitting thyristor is connected to
- ith  $[i = \{(k-1) \text{ MOD M}\} + 1]$  gate-selecting line  $G_i$ , where "MOD" in an
- 12 equation means modulo division,
- the anode or cathode which is not connected to the common
- terminal of the kth light-emitting thyristor is connected to jth  $[j = {(k-i)/M}]$
- + 1] anode terminal A<sub>i</sub> or cathode terminal K<sub>i</sub>,
- the number M of the gate-selecting lines is selected so as to
- satisfy the expression of  $L/\{(N/M) + M\}>p$  (L is a length of the long side of



- the chip and p is a critical value of the array pitch of the bonding pads) in order to decrease the area of the chip, and
- when a prime factor for N is 2 only, the number M of the gateselecting lines is positive and is the smallest integer, next smaller integer, or
- third smaller integer that satisfies the expression  $L/\{(N/M)+M\}>p$ .

B3

- 6. (Twice Amended) A light-emitting thyristor matrix array
- 2 formed on a chip, comprising:
- N (N is an integer  $\geq$  2) three-terminal light-emitting thyristors
- 4 arrayed in one line in parallel with the long side of the chip;
- a common terminal to which cathodes or anodes of the N light-
- 6 emitting thyristors are connected;
- 7 M (M is an integer  $\geq$  2) gate-selecting lines; and
- $\{(N/M)+M\}$  bonding pads arrayed in one line in parallel with the
- 9 long side of the chip,
- wherein the gate of kth light-emitting thyristor is connected to
- ith  $[i=\{(k-1) MOD M\}+1]$  gate-selecting line  $G_I$ , where "MOD" in an equation
- 12 means modulo division,

13

14

15

16

17

18

19

20

21

22

23

cant B3

the anode or cathode which is not connected to the common terminal of the kth light-emitting thyristor is connected to jth  $[j=\{(k-i)/M\}+1]$  anode terminal  $A_j$  or cathode terminal  $K_j$ ,

- 4 -

the number M of the gate-selecting lines is selected so as to satisfy the expression of  $L/\{(N/M)+M\}>p$  (L is a length of the long side of the chip and p is a critical value of the array pitch of the bonding pads) in order to decrease the area of the chip, and

when prime factors for N are 2 and 3 only, the number M of the gate-selecting lines is positive and is the smallest integer, next smaller integer, third smaller integer, fourth smaller integer, or fifth smaller integer that satisfies the expression  $L/\{(N/M) + M\}>p$ .

- 7. (Twice Amended) A light-emitting thyristor matrix array formed on a chip, comprising:
- N (N is an integer ≥ 2) three-terminal light-emitting thyristors
  arrayed in one line in parallel with the long side of the chip;
- a common terminal to which cathodes or anodes of the N lightemitting thyristors are connected;
- M (M is an integer ≥ 2) anode-selecting lines or cathode selecting lines; and

NSG-201US

Gay B3

11

12

13

16

17

18

19

20

21

22

1

 $\{(N/M)+M\}$  bonding pads arrayed in one line in parallel with the long side of the chip,

wherein the anode or cathode of kth light-emitting thyristor is connected to ith  $[i=\{(k-1)\ MOD\ M\}+1]$  anode-selecting line  $A_i$  or cathode-selecting line  $K_i$ , where "MOD" in an equation means modulo division,

the gate of the kth light-emitting thyristor is connected to jth  $[j=\{(k-i)/M\} \ + \ 1] \ \text{gate terminal} \ G_{j,}$ 

the number M of the anode-selecting lines or cathode-selecting lines is selected to satisfy the expression of  $L/\{(N/M)+M\}>p$  (L is a length of the long side of the chip and p is a critical value of array pitch of the bonding pads) in order to decrease the area of the chip, and

when a prime factor for N is 2 only, M is positive and is the smallest integer, next smaller integer, or third smaller integer that satisfies the expression  $L/\{(N/M)+M\}>p$ .

- 11. (Twice Amended) A light-emitting thyristor matrix array
- 2 formed on a chip, comprising:
- N (N is an integer  $\geq$  2) three-terminal light-emitting thyristors
- 4 arrayed in one line in parallel with the long side of the chip;

crut.

11

12

13

16

17

18

19

a common terminal to which cathodes or anodes of the N lightemitting thyristors are connected;

M (M is an integer  $\geq$  2) anode-selecting lines or cathodeselecting lines; and

9 {(N/M)+M} bonding pads arrayed in one line in parallel with the long side of the chip,

wherein the anode or cathode of kth light-emitting thyristor is connected to ith  $[i=\{(k-1)\ MOD\ M\}+1]$  anode-selecting line  $A_i$  or cathode-selecting line  $K_i$ , where "MOD" in an equation means modulo division,

the gate of the kth light-emitting thyristor is connected to jth  $[j=\{(k-i)/M\}+1] \ \ \text{gate terminal } G_j,$ 

the number M of the anode-selecting lines or cathode-selecting lines is selected to satisfy the expression of  $L/\{(N/M)+M\}>p$  (L is a length of the long side of the chip and p is a critical value of array pitch of the bonding pads) in order to decrease the area of the chip, and

when prime factors for N are 2 and 3 only, M is positive and is
the smallest integer, next smaller integer, third smaller integer, fourth
smaller integer, or fifth smaller integer that satisfies the expression  $L/\{(N/M)+M\}>p.$ 

rut.

- 12. (Twice Amended) A driver circuit for driving the lightemitting thyristor matrix array according to any one of claims 1 or 6, comprising:
- a circuit for driving the gate-selecting lines; and 4 a circuit for driving the anode terminals or cathode terminals; 5 wherein the circuit for driving the gate-selecting lines including 6 an even number of gate-selecting signal output terminals and a circuit for 7 outputting a "selecting" signal to one of the gate-selecting signal output 8 terminals and "no-selecting" signal to the others of the gate-selecting signal 9 output terminals, with the terminal to which the "selecting" signal is supplied 10 being switched in turn. 11